Must have 1 year of experience in the followingbr UVM, System Verilog, VHDL, or Verilog;br Python, PERL, TCL, or Shell;br Design flows and methodologies for chip verification;br EDA tools; andbr CAD Technology.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *