Experience in full chip block level physical design from netlist to signoff closure, floorplan, full chip CTS, place route, ECO Timing Closure, and physical verification. Will accept any suitable combination of education, training, or experience.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *