Masters in Electrical Engineering or related technical degree plus three years of industry experience.br br Academic andor Experience Must Include the Following RTL Coding in Verilog; ASIC Architecture; and one of the following Scripting languages Perl, Python, or Shell Scripting.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *