must have skillscourseworkexperience in ASIC designverification using Synopsys Verdi DVE tools; computer architecture; Assembly, C, Verilog, Python, and Perl language; Xtensa tool chain; Xilinix FPGA platform; logic analyzer; Trace 32 debugger; Linux. Will accept any suitable combination of education, training or experience.
Categories: eb3
0 Comments