PALO ALTO NETWORKS, INC. – $138,590.00/Year

Digital design; Verilog or SystemVerilog coding; SystemVerilog UVM based design verification flow; Develop testbench and testcases to run simulation for verifying the design; EDA tools such as VCS simulator and waveform viewer; Design verification coverage closure.