Masters or foreign equivalent degree in Electrical, Electronics, Silicon Engineering, or related. 24 months of experience in any electrical engineering related occupation. Education or experience in Python; Verilog; UVM; SystemVerilog; Computer Architecture; Constrained Random Verification; and VCS and Verdi

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *