Circuit design in Cadence VirtuosoADE; SystemDSP design with MatlabSimulink; Analog modeling with VerilogAMS; AnalogDigital Mixed Signal Simulation with Cadence; Python, TCL; and Static Timing Analysis.
Bachelors degree in Finance, Economics or a closely related field and three 3 years of experience in the job offered or as an FRC ETrader, STIR Trader, CoOp Intern or related role. Employer will accept Read more…
0 Comments