Masters or foreign equivalent degree in Computer Science, Engineering, Math, Information Systems, Physics or related. 36 months of experience in any engineering related occupation. Experience must include 36 months in RTL, Verilog, ASIC, SOC, and EDA tools for RTL design. Requires 12 months experience in Scripting.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *