Experience must have included Design incremental ADC including decimation filter, SAR ADC, single slope ADC; Design charge sensitive amplifier, GmC filter, PGA, SHA and comparator; Perform MATLAB and Python architecture simulation; Conduct analog mixed signal design, simulation and verification; Designing and supporting layout optimization for high speed or high precision performance; and Design PLL and oscillator for system clock generation.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *