Experience in chip physical implementation for artificial intelligence project, TSMC 7nm or below processing technology, timing closure, physical verification, and clock tree planning using Htree structure.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *