Must possess the following at least four years of experience with HDL and using Mentor Modelsim; at least four years of experience with Actel, Xilinx, FPGAs and development tools; and at least four years of experience with FPGA lab integration and troubleshooting.
Categories: eb3
0 Comments