Strong understanding of processor architectures, instruction set including DSPs, ASICSOCFPGA design and verification flow including RTL design, verification, logic synthesis and timing analysis. Familiarity or experience with cache memory systems, bus interfaces, and peripherals like DMA, I2S, SPI, PDM. Knowledge or experience in Verilog, SytemVerilog, design compiler, scripting tools pythonperl, verification tools, physical design implementation flow with Synopsys tools. Programming skills in CCSystem CAssembly.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *