Experience in SerDes physical design, SoC level floorplanning, and scalable test chip framework design with multiple integrated Analog and Digital IPs. Will accept any suitable combination of education, training, or experience.

Categories: eb3

0 Comments

Leave a Reply

Avatar placeholder

Your email address will not be published. Required fields are marked *